Abstract-An embedded rectifier-based Built-In-Test (BIT) detection circuit for the RF integrated circuits is proposed, and charge pump rectifier is adopted to transform the RF output signal into DC signal. In this BIT circuit, low threshold voltage MOS transistor with positive substrate bias is used to act as diode to further improve the detecting sensitivity. With this BIT circuit, the minimum input testing sensitivity can be improved to -50dBm. Also, this circuit doesn't consume current and has very high operating frequency scalability. As an example 2.4GHz low noise amplifier has been verified by using this BIT detection circuit, and gain and linearity are extracted.
I. INTRODUCTION
With the increase of the operating frequency and the level of integration of wireless communication systems the testing of RF circuits becomes more expensive and complicated. For RF and multi-GHz circuits, the cost of the testing instruments is becoming prohibitive. So, reliable high frequency testing has become a significant restrictive and influencing factor for the time-to-market of novel wireless products [1] [2] . At present, researchers have done some advanced works to develop efficient testing techniques for the RF systems and individually building blocks in order to reduce the high frequency testing cost [3] [4] [5] , in which embedded Built-In-Test (BIT) has been considered as a feasible way for functional verification and production real-time monitoring. Shown in Fig.1 , embedded BIT reduces the tester complexity by using low-cost DC or low frequency test instruments, eliminates the need for off-chip interfacing by integrating with the tested circuit on-chip, and allows the circuit-under-test (CUT) to be tested many times during the production evaluation. Although many BIT schemes have been proposed [6] [7] [8] [9] [10] , recent efforts in RF integrated circuit testing have focused on the design of on-chip embedded detectors or sensors where the output signals can be tested easily [6, [9] [10] , and on the methodologies and algorithms for automated test design [8, 10] . However, it is not an easy task to design a BIT detection circuit as there are several issues that need to be considered. The ideal BIT circuit should not influence the high frequency RF circuit performance; not consume too much costful chip area or power; have high sensitivity and detect the weak RF signal; have wide operating frequency range; and reflect necessary information, such as gain and linearity of the tested RF circuit. This work presents an embedded on-chip CMOS BIT detection circuit for the testing of RF integrated circuits and systems. By using a charge pump rectifier with positively biased low-threshold-voltage MOS transistors acting as rectifying diodes, this detection circuit has high detecting sensitivity. By combining this detection circuit with the tested RF IC the information such as gain and linearity can be obtained. This proposed detection circuit can be used to characterize the performance of many RF systems and circuits.
II. BIT DETECTION CIRCUIT The BIT detection circuit, which is illustrated in Fig.2 , is a charge pump rectifier configuration like the one in [11] , and four stages are adopted. This circuit can transform the input high frequency signal to DC signal by using the diode-connected MOS transistors and capacitors. 0.18um low threshold voltage MOS transistor with positive substrate bias scheme is selected for use in the rectifier, which can be seen in Fig.7 . Fig.4 investigates the frequency scalability of this BIT detection circuit and the results show that this circuit has very high frequency scalability.
III. RESULTS A two-stage stand-alone 2.4GHz low noise amplifier with full on-chip input matching network was designed by using the UMC 0.18um mixed signal design kits. The small signal high frequency performance of the LNA is summarized in table I. Fig.5 shows the combined circuit schematic, including the 2.4GHz LNA, the BIT detection circuit and input testbench. The input signal amplitude sweeps from -40dBm to 0dBm in steps of 5dB. Fig.6 shows the output time domain signal of the detection circuit. From Fig.6 it can be seen that this circuit can realize the transformation from RF output signal to DC signal with the change of input RF signal amplitude of low noise amplifier. Fig.7 evaluates the effectiveness of the positive substrate bias during the transformation of RF signal into DC signal. With substrate-positively-biased diode-connected MOS transistors in the detection circuit, for -40dBm input power, the output voltage is 42mV (marker m1 in figure 7 ), while for -40dBm input power, the output voltage is 6mV (marker m2), when without using substrate-positively-biased scheme, and it can be seen that the sensitivity has been improved a lot. Fig.8 gives the information of small signal high frequency gain of LNA which is extracted by using the BIT detection circuit attached to the input of the LNA and output of LNA respectively. The curve with marker m2 is the output of detection circuit when attached to the input of the LNA and the curve with marker m1 is the output of the detection circuit when attached to the output of the LNA. The gain of the LNA can be measured as the distance in dB between marker m1 and m2 when two curves enter into linear region. It can be found that the gain is 17.8dB and is a little different with the result of stand-alone LNA performance listed in Table I . Figure 9 is the comparison of the output of the LNA with BIT detection circuit attached and the output of combined circuit. It can be observed that the linearity performance from the output of combined circuit and the input 1dB compression point can be obtained from the curve of the output decibel voltage characteristics of the circuits, which is, in this example, -12.5dBm. The 2.4GHz LNA performance with BIT detection circuit attached is also summarized in table I in order to verify the influence of the detection circuit on the tested RF systems and circuits. Fig .10 shows the sensitivity of the BIT detection circuit for the weaker input signal amplitude and finds this BIT circuit can detect input signal amplitude as low as -50dBm. IV. CONCLUSIONS A fully integrated embedded CMOS Built-In-Test (BIT) detection circuit for RF systems and circuits is proposed. The high frequency performance metrics of RF circuit has been extracted. The achieved results show that this BIT detection circuit can be attached to RF circuits to monitor the performance of the circuit without affecting the measured RF systems and circuits.
